Abstract-This paper presents a detailed physical investigation of trapping effects in GaAs power HFETs. Two-dimensional numerical simulations, performed using a hydrodynamic model that includes impact ionization, are compared with experimental results of fresh as well as hot-carrier-stressed HFETs in order to gain insight of intertwined phenomena such as the kink in the dc output curves, the hot-carrier degradation of the drain current, and the impact-ionization-dominated reverse gate current. Thoroughly consistent results show that: 1) the kink effect is dominated by the traps at the source-gate recess surface; and 2) as far as the hot-carrier degradation is concerned, only a simultaneous increase of the trap density at the drain-gate recess surface and at the channel-buffer interface (again at the drain side of the channel) is able to account for the simultaneous decrease of the drain current and the increase of the impact-ionization-dominated reverse gate current.
I. INTRODUCTION

S
EVERAL reports have linked the degradation modes observed in compound semiconductor FETs under hot-carrier conditions with trap-related mechanisms. One of the most frequently proposed interpretations of high-field stress results holds that energetic carriers damage the semiconductor-SiN interface at the device surface between gate and drain, thereby locally increasing the interface state density; electrons may then be trapped by these states and into the passivation, leading to increased surface depletion and, consequently, drain resistance increase, drain current and gain reduction, as well as breakdown walkout [1] - [11] . However, although accurate physical analysis has sometimes been carried out [9] , the nature and location of these traps has seldom been investigated. Some basic features can be extracted using noncommonplace experimental techniques such as temperature-dependent transconductance frequency dispersion and deep-level transient spectroscopy (DLTS) measurements [10] , but the lack of suitable and affordable analytical techniques hinders a complete description of Manuscript received May 15, 2002; revised July 22, 2002 . This work was supported in part by Consiglio Nazionale delle Ricerche through P.F. MADESS II.
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Digital Object Identifier 10.1109/TDMR. 2002.804512 these phenomena and conclusive validation of the interpretation of stress results. Another issue that from time to time haunts the literature on III-V FETs is the so-called kink effect, a sharp peak of the output conductance occurring at drain-source voltage values within the FETs operating range and resulting in a sudden increase of the drain current in the output curves. Several interpretations of the kink effect have appeared over the years, based on a wide range of experimental observations and a fair amount of different materials and technologies. Just to quote some recent papers, these include elimination of self-sidegating due to the gate pad due to holes [12] , accumulation of free holes in the channel and hole capture in the buffer [12] , capture and emission of electrons through traps in the buffer [12] , trapping and detrapping by deep levels in the top layers [13] , or by surface states between gate and source [14] , hole pileup on the source side with no trap effects [15] , and hole trapping by surface states between gate and drain or by substrate traps [16] . This brief and partial literature review shows that, while there is a general consensus on impact ionization and hole generation being a necessary condition for the kink, the whole mechanism that triggers the kink seems to be technology-dependent and different for PHEMTs [12] , InP HEMTs [13] - [15] , and GaAs MESFETs [16] .
The purpose of this paper is, therefore, to investigate, mainly through numerical simulations, the trapping phenomena underlying the hot-carrier degradation and the kink effect in GaAs HFETs. Moreover, the use of a hydrodynamic model including the carrier impact ionization allows us to simulate and study a very significant second-order effect such as the reverse gate current generated by channel impact ionization. Its dependence on the hot-carrier degradation is far from trivial and turns out to depend on the physical localization of the damage, thus, serving as a useful indicator for locating the stress damage. To the best of our knowledge, this comprehensive numerical modeling approach is successfully applied for the first time to the study of the hot-carrier degradation of III-V FETs.
II. DEVICES AND EXPERIMENTS
The devices under test are Al Ga As- breakdown voltage ( , measured at mA/mm) is about 17 V, while the corresponding drain-gate off-state breakdown voltage is 19-20 V. At 10-GHz and 1-dB compression, the typical power density and gain are 0.6 W/mm and 9.6 dB. The HFET cross section is shown in Fig. 1 .
A detailed assessment of the reliability and degradation of these devices under hot-carrier conditions has been carried out, as documented in [10] and [11] . All of the experimental findings support the belief that surface states are generated during the stress over the gate-drain access region, where electrons are captured, resulting in an increase of the drain parasitic resistance ( ), a degradation of the saturated drain current ( ) and transconductance ( ), and breakdown walkout. Fig. 2 shows an example of the effect of hot-carrier stress on the output curves and on the bell-shaped gate current versus gate-source voltage characteristics (a typical signature of channel impact ionization [6] ). The stress conditions are mA/mm, mA/mm, corresponding to an initial drain-gate voltage V (see [11] for details on the stress procedure); the device reaches a 30% degradation in about 10 h. On the other hand, the bell-shapedcurve is gradually enhanced by the stress: This is a nontrivial observation, since it is known that hot-carrier degradation is always accompanied by the beneficial byproduct of breakdown walkout [6] , i.e., a reduction of the highreverse gate current. Breakdown walkout is indeed observed here, but only as far as off-state (two-terminal) breakdown is concerned, while Fig. 2 shows that the on-state breakdown actually walks in during the stress (at a fixed voltage bias, the on-state reverse gate current increases, i.e., the breakdown voltage decreases).
III. NUMERICAL SIMULATIONS
We performed two-dimensional (2-D) numerical simulations of the HFETs under test using the TCAD package by ISE [17] . The devices are described by a hydrodynamic model that includes electron-hole pair generation by impact ionization. The nonlocal nature of carrier heating and impact ionization makes the simpler drift-diffusion model inadequate, in that it leads to overestimating the impact ionization rate. In the drift-diffusion model, the impact ionization rate is calculated at any specific location based on the local value of the electric field; on the other hand, in the hydrodynamic model the impact ionization rate peaks where the carrier energy is highest, at some distance from the peak field (due to finite relaxation time). For this reason, the calculation of the impact ionization rate is much more accurate in the hydrodynamic model than in the drift-diffusion one. The most relevant parameters used in the simulations are listed in Table I . Fig. 3 shows the simulated device cross section. We used the nominal values of thickness and doping for all layers (with the obvious exception of the substrate, which is cut 100 nm below the overlying AlGaAs layer to spare grid points and computation time). The 100-nm-thick Al Ga As layer underneath the GaAs channel simulates the 100-nm AlAs-GaAs superlattice of the actual epitaxial structure. Insulator boxes over the ungated recess surfaces are necessary for simulating surface states. A density of 2 10 cm acceptor-like surface states is defined at these surfaces to account for process damage in the as-fabricated devices (prestress condition). Based on frequency dispersion and DLTS results, we set the activation energy at 0.36 eV (distance from valence band), and the apparent cross section (for both electrons and holes) at 2 10 cm [10] , [18] . A negative fixed charge density of 6 10 cm is placed at the GaAs-Al Ga As interface in order to account for electrons trapped in the superlattice and substrate and to achieve a good fit of the measured threshold voltage. Fig. 3 also shows three ways we used to simulate the device hot-carrier stress (as described in detail in Section V): stress A features a uniform interface-state distribution at the gate-drain recess surface; in stress B, the surface-state density is larger at the gate edge, since the carrier energy and impact-ionization rate are known to peak close to that point, where the damage can be expected to be larger; finally, stress C is similar to stress B, but the negative charge at the channel-Al Ga As interface (underneath the channel) has also been increased under the gate edge, assuming that the energetic carriers there can somewhat damage that interface as well. Fig. 4 shows simulated output curves for V. The upper range was not explored with the simulations because lattice heating, not included in our model, would play a dominant role at medium and high values, where our analysis is focused. A clear kink shows up at drain voltages between 6 and 8 V, consistently with the measurements [11] .
IV. ORIGIN OF THE KINK IN PRESTRESS CHARACTERISTICS
The kink is caused by holes generated by impact ionization at the drain end of the channel. Some of the holes are collected by the gate, but most of them flow to the source: A fraction (Fig. 3) . The 0.25-m gate sits in the middle of the recess (region of zero trapped charge). V = 01 V, V ranges from 0 to 12 V. The abrupt reduction of the charge trapped between gate and source from V = 7 V to V = 9 V is due to capture of holes generated by impact ionization, and marks the onset of the kink.
of the latter compensates some of the negative charge trapped at surface states between source and gate, as illustrated by Fig. 5 , where the density of negative charge trapped at surface states on the recess sides is plotted for V and ranging from 0 to 12 V. On the drain side, the concentration of trapped electrons smoothly decreases as increases, due to holes generated by impact ionization close to the gate edge compensating the negative charge, with no sign of a discontinuity that could account for the kink around V. On the other hand, on the source side nearly all of the states are occupied by electrons for V (the surface state density is 2 10 cm ), and not before the reaches 7-8 V, in correspondence with the kink seen in Fig. 4 , does the occupancy suddenly drop due to hole capture. Fig. 6 clearly supports this interpretation, by showing that both the peak value of the channel impact ionization rate and the reverse gate current (made of holes generated by impact ionization) start climbing to significant values between V and V, where the kink sits. The compensation of negative trapped charge reflects into an increase of the free electron density at the source end of the channel, as documented by Fig. 7 , where the electron density is plotted versus depth for V and ranging from 0 to 12 V. Thus, we can conclude that the kink of Fig. 4 and its real-world counterpart of Fig. 2 are due to surface-state neutralization by holes at the Fig. 7 . Electron density along a vertical line drawn between gate and source, at the same bias points as in Fig. 5 (prestress simulations) . Zero depth corresponds to the recess surface, the GaAs channel spans from 30 to 100 nm depth. The sudden increase of electron density for V = 7-9 V is due to the reduction of surface negative charge seen in Fig. 5 , and corresponds to the kink. source side of the recess (in agreement with the findings of [14] ).
V. SIMULATION OF HOT-CARRIER-STRESSED DEVICES
A. Simulated Stress A (Uniform Surface Degradation)
As a first attempt ( Fig. 3; simulated stress A) , we tried to simulate the dc characteristics of stressed devices by gradually increasing the uniform surface-state density on the drain side of the recess , while leaving that on the source side unchanged, consistently with the common interpretation of the experimental results and with the simpler simulations of [11] . As expected, as increases from 2 10 cm to 4.5 10 cm , the drain current is reduced in the low-and mediumrange ( V), consistently with [11] , while it is substantially unchanged at higher drain voltages; hence, the kink is amplified (not shown here). Unfortunately, this way of simulating the hot-carrier stress is inconsistent with the measurements shown in Fig. 2 , because it produces a damping of the bell, which vanishes in the simulations with cm , whereas the experimental data show an enhancement of as the stress continues. The reason for this is shown by the comparison of Figs. 8 and 9, where the current density, electron temperature, and impact ionization rate in the channel are plotted along the recess length (Fig. 3, section A-A ) for different values. Fig. 8 , corresponding to the prestress condition ( cm ), shows that, as is widely known, the measured bell-shaped curve versus the curve originates from the opposing trends Fig. 8 . Current density, impact-ionization rate, and electron temperature along the channel of an HFET (Fig. 3 , section A-A ) for V = 02:5; 01:5; and 00:5 V, and V = 9 V (prestress simulations). The nonmonotonic V dependence of the impact-ionization rate (peaking at V = 01:5 V) accounts for the bell-shaped I curve versus V curve. Fig. 9 . Current density, impact-ionization rate, and electron temperature along the channel of an HFET (Fig. 3, section A-A ) , for V = 02:5; 01:5; and 00:5 V, and V = 9 V, after simulated stress A. Due to the large negative surface charge between gate and drain, the impact-ionization-rate peak moves to the recess edge, and its nonmonotonic V dependence disappears.
of current density and electron temperature versus : While the current increases with , the electrons cool down due to field relaxation, the peak electric field between gate and drain being proportional to [19] . Consequently, the impact ionization rate and the gate current, which depend on both the electron concentration and energy, peak around V. On the other hand, for cm ( Fig. 9 , poststress simulations), the large uniform surface-state density between gate and drain produces a significant field relaxation and a drastic change of the electron temperature profiles: The peak electron temperature moves away from the gate edge and appears close to the recess wall; also, its peak value is nearly independent of . Consequently, the impact ionization rate and the reverse gate current become a monotonic function of , and the bell shape of versus fades away. Thus, it can be concluded that a uniform increase of cannot account for the measured device degradation under hot-carrier stress.
B. Simulated Stress B (Nonuniform Surface Degradation)
The next step (simulated stress B) was to confine the increase of simulating the hot-carrier damage to a narrow (70-nm) portion of the gate-drain recess adjacent to the gate (Fig. 3, simulated stress B) , since it is reasonable to assume that the surface damage would be largest where carriers are hottest (Fig. 8) . Thus, we gradually raised from 2 10 cm to 6.5 10 cm in this 70-nm surface region on the gate side. In spite of this large increase of surface-state density, the simulated output curves (not shown here) showed only a weak degradation, much weaker than the measured one, again confined to V. The effect of the simulated stress on the versus curves was also minor (and opposite in sign to the measured one). Therefore, we could rule out that such a localized increase of be the only cause for the poststress HFET degradation. We also checked the possibility that the damage could be concentrated at the drain end of the recess, instead of at the gate end as in stress B. However, these simulations did not yield satisfactory results, because: 1) the drain current degradation is minor; and 2) the change of the versus is large, but opposite in sign to the measured one (i.e., contrary to the data of Fig. 2) , the peak is lowered by the stress.
C. Simulated Stress C (Nonuniform Surface and Buffer Degradation)
The only way for matching the experimental results (in terms of both output characteristics and thebell) was to couple the localized increase of just described with a corresponding increase of the negative charge density at the GaAs-Al Ga As interface below the channel (Fig. 3 , simulated stress C). The rationale for this choice is that energetic electrons at the drain end of the channel may surmount the channel-superlattice energy barrier and get trapped in the underlying layers or at the interface; some interface damage with creation of interface states, in a similar fashion as for the AlGaAs-SiN interface above, cannot be ruled out either. Thus, we increased from 2 10 cm to 6.5 10 cm in the same 70-nm-wide surface region on the gate side as in case B, but at the same time we raised the fixed negative charge at the bottom channel interface by 10% of the surface increase of , in a 100-nm segment between gate and drain (Fig. 3, simulated stress C ). An reduction similar to the measured one was simulated (Fig. 10) , as well as an increase of the bell-curve peak (Fig. 11) . Fig. 12 shows that this simulated stress results in a minor reduction of the channel current density in the critical region at the gate edge facing the drain, but this change is accompanied by an increase of the peak electron temperature: the net result is a significant enhancement of the impact ionization rate, hence, the increase of of Fig. 11 . The reason why the channel-bottom charge of stress C increases the peak electron temperature is that simultaneous depletion from the surface and from the bottom channel interface squeezes the electron flow at the gate edge: The local channel resistance increases, and so do the voltage drop and the electric field, hence, the higher energy and impact ionization rate of Fig. 12 . Therefore, we conclude that the measured device hot-carrier degradation, in terms of reduction, kink enhancement, and bell curve amplification, can be accounted for by the simultaneous effect of surface-state creation and electron trapping below the channel.
VI. CONCLUSION
In this paper, we used 2-D hydrodynamic simulations of AlGaAs-GaAs power HFETs to investigate the physical mechanisms underlying the kink effect in the output characteristics and the hot-carrier degradation of both drain and gate currents. These two phenomena are tightly linked in that they are both related with trap states, i.e., with the manufacturing processes impacting the quality and stability of the device surface and of the interfaces between semiconductor layers.
We have shown that the kink is due to compensation of surface negative charge between gate and source by holes generated by impact ionization. It is, therefore, essentially a source-dominated effect, although, of course, the device hot-carrier degradation, chiefly located at the drain side of the gate, has some impact on it, in that it changes the drain-gate field profile and alters the impact-ionization scenario that determines the kink.
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